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2-Bit Branch Predictor Modeling Using Markov Model
Abstract
Power consumption is a very important issue when it comes to embedded devices, therefore every processing cycle should be
optimally utilized and considered. In speculated execution, highly mispredicted branches are considered a critical threat for both
time and power saving. In this paper, we show that, for a speciﬁc branch, misprediction rate of a 2-bit branch predictor can be
precisely calculated using Markov model. Further, this can be done oﬄine for more power saving. Thus, a decision of replacing
the branch with predicated instructions instead of counting on the predictor can be made.
c© 2015 The Authors. Published by Elsevier B.V.
Peer-review under responsibility of organizing committee of The 2015 International Conference on Soft Computing and Software
Engineering (SCSE 2015).
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1. Introduction
Low power processors such as the ones used in embedded devices are becoming ubiquitous. These limited hard-
ware platforms have to be carefully considered on the software design phase. Relying on speculative execution may
not always be an optimal course of action in terms of time cost which translate into more power consumption. As
the processor mis-loads the next instruction to be executed, then ﬂushes it to load another instruction instead, thereby
wasting valuable processing cycles. So, if those power greedy branches are precisely detected in advance, the proces-
sor can stall fetching instruction till the branch target is known, thus, a signiﬁcant amount of power is saved. Predicate
instructions were introduced to overcome misprediction by converting control-dependence into data-dependence via
guarded execution. However, predication comes at the extra cost of executing ‘nulliﬁed’ instructions, potentially
degrading performance and costing more processing cycles. Moreover, branches interact in terms of allowing for dif-
ferent execution schedules, for which ﬁnding the optimal schedule is generally a hard combinatorial search problem.
Therefore, these type of instructions should be carefully considered.
In this paper we introduce a Markov model for the 2-bit branch predictor, usually used for embedded processors
such as (ARMv6k), that can estimate the misprediction rate oﬄine. Consequently, this information could be used in
the software compiling to convert some branches to otherwise costly predicated instruction and enhancing the overall
performance and time cost, hence saving power consumption.
2. Markov Chain of 2-bit Saturating Counter Branch Predictor
The 2-bit saturating counter is a Finite State Machine (FSM) that is widely used as a branch predictor, Figure 1.
We consider modeling this FSM as a markov chain where the probability of success p is the probability of a branch
being taken and the probability of failure q (= 1 − p) is the probability of a branch being not taken. Then, the model
can be expressed with the following equations.
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Fig. 1. 2-bit Saturating Counter Branch Predictor
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and, x + y + w + z = 1
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3. Model
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Fig. 2. Misprediction rate calculated by the model
When we apply the model to the range of branch
probability to be taken or not taken starting from zero
to one, we get the result shown in Figure 2. The
peak of the graph at p = 0.5 represents the maxi-
mum uncertainty. That is when the branch is 50%
mispredicted. That is often happens in random data
comparisons as what usually exist in searching and
sorting algorithms. While the tails of the graph in-
dicates 100% correct prediction as the branch is al-
ways taken or always not taken. Also, we simu-
lated the behaviour of the 2-bit predictor in code
to capture the correlation between the input data –
which is the basic speciﬁer of the probability to take
the branch – and the probability of correct predic-
tion. The considered algorithm for this experiment
is the iterative mergesort. Then, we use the model to
calculate the same probability. The comparison be-
tween the mathematically calculated and the simula-
tion counted probabilities is shown in Table 1. Input
data distribution aﬀects the probability of correct prediction, as shown for uniform and normal distributed and sorted
numbers. Usually, input data would be uniformly distributed.
4. Analysis on RasberryPi
As a test case we simulate the predictor and test it on the RasberryPi ARM1176JZF-S (ARMv6k) 700 MHz. In
this processor, the branch misprediction penalty is 6 cycles. To show how expensive the misprediction is on the ARM
processor, we test a simple code contains a single branch instruction if the code written using a jump or else using
conditional instruction. Both versions of the code are shown in Listing 1, 2. When these pieces of code run on diﬀerent
sets of input data (1M integers) that controls the probability of the branch to be taken (or the conditional instruction
to be executed), we record the results shown in Figure 3. Similar to what is found in Figure 2, the peak of runtime is
at 50% taken branch due to maximum misprediction (predictor uncertainty). It is worth noting that, the best runtime
of the branched code is the same value of conditional instruction code and would be even better for larger if-body.
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Table 1. Probability of Correct (Successful) Prediction of Mergesort Branches
Data Distribution Outer for loop branch Left part merge branch Right part merge branch Data Comparison branch
Uniform
p 99771 = 0.1284
71
672 = 0.105655
59
601 = 0.09817
285
542 = 0.52583
Pexper.(success) 0.867704 0.866071 0.881864 0.453875
Pmath.(success) 0.855814 0.883489 0.892418 0.502662
Normal
p 99771 = 0.1284
71
672 = 0.105655
58
601 = 0.096506
285
543 = 0.52486
Pexper.(success) 0.867704 0.869048 0.890183 0.480663
Pmath.(success) 0.855814 0.883489 0.894391 0.502466
Sorted
p 99771 = 0.1284
0
672 = 0.0
316
672 = 0.470238
356
356 = 1.0
Pexper.(success) 0.867704 0.997024 0.660714 1.0
Pmath.(success) 0.855814 1.0 0.503531 1.0
Listing 1. Conditional instruction code
main :
l d r r3 , a d d r e s s o f r e t u r n
s t r l r , [ r3 ]
l d r r0 , a d d r e s s o f s c a n p a t t e r n
l d r r1 , a d d r e s s o f n umb e r r e a d
b l s c a n f
l d r r1 , a d d r e s s o f n umb e r r e a d
l d r r1 , [ r1 ]
cmp r1 , #10
addge r1 , r1 , r1
l d r r0 , a d d r e s s o f r e s u l t
s t r r1 , [ r0 ]
l d r r0 , a d d r e s s o f me s s a g e
l d r r1 , a d d r e s s o f r e s u l t
l d r r1 , [ r1 ]
b l p r i n t f
l d r r3 , a d d r e s s o f r e t u r n
l d r l r , [ r3 ]
bx l r
a d d r e s s o f s c a n p a t t e r n : . word s c a n p a t t e r n
a d d r e s s o f n umb e r r e a d : . word number read
a d d r e s s o f r e t u r n : . word r e t u r n
a d d r e s s o f me s s a g e : . word message
a d d r e s s o f r e s u l t : . word r e s u l t
Listing 2. Branched code
main :
l d r r3 , a d d r e s s o f r e t u r n
s t r l r , [ r3 ]
l d r r0 , a d d r e s s o f s c a n p a t t e r n
l d r r1 , a d d r e s s o f n umb e r r e a d
b l s c a n f
l d r r1 , a d d r e s s o f n umb e r r e a d
l d r r1 , [ r1 ]
cmp r1 , #10
b l t b r1
add r1 , r1 , r1
br1 :
l d r r0 , a d d r e s s o f r e s u l t
s t r r1 , [ r0 ]
l d r r0 , a d d r e s s o f me s s a g e
l d r r1 , a d d r e s s o f r e s u l t
l d r r1 , [ r1 ]
b l p r i n t f
l d r r3 , a d d r e s s o f r e t u r n
l d r l r , [ r3 ]
bx l r
a d d r e s s o f s c a n p a t t e r n : . word s c a n p a t t e r n
a d d r e s s o f n umb e r r e a d : . word number read
a d d r e s s o f r e t u r n : . word r e t u r n
a d d r e s s o f me s s a g e : . word message
a d d r e s s o f r e s u l t : . word r e s u l t
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Fig. 3. ARM Performance Measurements
5. Related Work
Analyze the modeling complexity of dynamic branch prediction schemes on the bases of worst-case execution
times (WCETs) of their critical tasks is studied in1,2. Finite state machines are used for modeling branch behaviour
during runtime in3.
6. Conclusion and Future Work
In this paper, we revisit the problem of optimizing time cost in power-limited processors, due to wasted work done
by the processor when a branch predictor mistakes. We presented a markov model of the 2-bit branch predictor used in
ARMv6 processor. This model enables oﬄine analysis to detect highly mispredicted branches. Hence, these branches
are better to be converted into predicated execution using conditional instructions (already exist in the ARM ISA).
The model is tested on a mergesort program and another simple code. In the future, we are working to expand the
model for more complicated architectures and verify against larger programs.
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